



# Benetton\_EDU(ZHNB) SHB ULT SYSTEM BLOCK DIAGRAM

01




# Haswell ULT (DISPLAY,eDP)

02




## Haswell ULT (DDR3L)



3 OF 19

Haswell Processor (DDR3L)




4 OF 19

## Haswell ULT (SIDE BAND)


H\_PECI (50ohm)  
Route on microstrip only  
Spacing >18 mils  
Trace Length: 0.4~6.125 inches

H\_PWRGOOD (50ohm)  
Trace Length: 1~11.25 inches


CPU\_PLTRST# (50ohm)  
Trace Length: 10~17 inches




## DRAM COMP




## XDP PU/PD



## PU/PD of CPU




## DRAMRST



## Haswell ULT (POWER)


## VDDQ Output Decoupling Recommendations

330uFx2	7343	BOT socket side
22uFx11	0805	5 on TOP, 6 on BOT inside socket cavity
10uFx10	0805	5 on TOP, 5 on BOT inside socket cavity




12 OF 19

## SVID



## VCCST PWRGD



**Quanta Computer Inc.**

**PROJECT : ZHNB**


**Haswell 4/5 (POWER)**

Size Document Number Rev A

Date: Thursday, December 04, 2014 Sheet 5 of 39

# Haswell ULT (CFG,RSVD)

06



## Processor Strapping

	1	0	
CFG0 EAR-STALL/NOT STALL RESET SEQUENCE AFTER PCU PLL IS LOCKED	(DEFAULT) NORMAL OPERATION; NO STALL	STALL	CFG0 R417 *1K 4
CFG1 PCH/ PCH LESS MODE SELECTION	(DEFAULT) NORMAL OPERATION	PCH-LESS MODE	CFG1 R423 *1K 4
CFG3 PHYSICAL_DEBUG_ENABLED (DFX PRIVACY)	DISABLED NO PHYSICAL DISPLAY PORT ATTACHED TO EMBEDDED DISPLAY PORT	ENABLED AN EXTERNAL DISPLAY PORT DEVICE IS CONNECTED TO THE EMBEDDED DISPLAY PORT	CFG3 R409 *1K 4
CFG 8 ALLOW THE USE OF NOA ON LOCKED UNITS	DISABLED(DEFAULT); IN THIS CASE, NOA WILL BE DISABLED IN LOCKED UNITS AND ENABLED IN UN-LOCKED UNITS	ENABLED; NOA WILL BE AVAILABLE REGARDLESS OF THE LOCKING OF THE UNIT	CFG8 R403 *1K 4
CFG9 NO SVID PROTOCOL CAPABLE VR CONNECTED	VRS SUPPORTING SVID PROTOCOL ARE PRESENT	NO VR SUPPORTING SVID IS PRESENT. THE CHIP WILL NOT GENERATE (OR RESPOND TO) SVID ACTIVITY	CFG9 R394 *1K 4
CFG10 SAFE MODE BOOT	POWER FEATURES ACTIVATED DURING RESET	POWER FEATURES (ESPECIALLY CLOCK GATINE ARE NOT ACTIVATED	CFG10 R56 *1K 4




Quanta Computer Inc.

PROJECT : ZHNB


Size	Document Number	Rev
	Haswell 5/5 (CFG/GND)	A
Date:	Thursday, December 04, 2014	Sheet 6 of 39

# Haswell ULT PCH (PM)


07




## PCH PM PU/PD



## PCH PWROK



## PLTRST# Buffer



**Quanta Computer Inc.**

**PROJECT : ZHNB**

Size	Document Number	Rev
	<b>PCH 1/6 (PM)</b>	<b>A</b>

Date: Thursday, December 04, 2014 Sheet 7 of 39








09




09




# 10




## Haswell ULT PCH (Power)




## PCH VCCHSIO Power




## VCCAPLL power



## PCH HDA Power




## Haswell ULT (GND)



Quanta Computer Inc.



PROJECT : ZHNB

Size	Document Number	Rev
	PCH 6/6 (GND)	A
Date:	Thursday, December 04, 2014	Sheet 12 of 39



Vinafix.com

APS



Quanta Computer Inc.


PROJECT : ZHNB









LVDS Power(LDS)




Touch Panel INT/RST(TPS)




CCD power(CCD)




LVDS(LDS)




CCD (CCD)



Touch Panel level shift(TPS)



LVDS CONN (follow zqk)  
DFHS40FS095  
DFHS40FS063  
footprint gs12401-1011-40p-r-nh-sm



20140821 Reserve C393 capacitor.  
20141125 Change R361 to un-stuff.  
because no touch panel.

20140827 Change CN3 footprint.



Quanta Computer Inc.

PROJECT : ZHNB


LVDS/CCD/DMIC/TS

Size	Document Number	Rev
		A

Date: Thursday, December 04, 2014 Sheet 16 of 39



# Debug Port(DBG)




**Quanta Computer Inc.**

**PROJECT : ZHNB**


Size	Document Number	Rev A
Google Debug		

Date: Thursday, December 04, 2014 Sheet 17 of 39






20140820 On board IC change to same as ZS8 connector  
20140822 Return to another wifi onboard module 7260SDW  
20140826 Change wifi onboard module 7260SDW footprint  
20140909 Change wifi onboard module 7260SDW footprint  
20141014 Change wifi onboard module 7260SDW PN.




**Quanta Computer Inc.**  
**PROJECT : ZHNB**

Size	Document Number	Rev
	<b>WIFI / BT</b>	<b>A</b>
Date:	Thursday, December 04, 2014	Sheet 19 of 38




## NGFF 3G connector




## MultiMedia SIM (MNC)

<Layout Notes> Keep USIM signals max length within 8000mils.



# TPM (TPM)

22



Quanta Computer Inc.


PROJECT : ZHNB

Size	Document Number	Rev A
------	-----------------	-------

TPM SLB9655 / LED


Date:	Thursday, December 04, 2014	Sheet	22	of	39
-------	-----------------------------	-------	----	----	----

## Codec(ADO)




## Grounding circuit(ADO)


23




INT MIC array



### Codec PWR 5V(ADO)




## Mute(ADO)




## Internal Speaker


footprint 88266-040xx-xxx-4p-1




### Codec PWR 3V/1.5V(ADO)




HEADPHONE/Mic combo(ADO)





Vinafix.com

		<b>Quanta Computer Inc.</b>	
		<b>PROJECT : ZHNB</b>	
Size	Document Number		Rev A
<b>Audio Headset SW</b>			
Date:	Thursday, December 04, 2014		Sheet 24 of 39







## HOLELESS RESET 2-CHIP(KBC)








## TOUCHPAD BOARD CONN (TPD)





## CPU FAN1 (THM)









20141119 HOLE24 remove BATT\_EN# pin3.  
SW1 change to un-stuff,  
because enable control by U17.




# Thermal Sensor(THM)




# Light sensor & TP (SER)



# FUNCTION DB



HSR	+3VPCU
	LID_OPEN_L
	GND
LED	+3VPCU
	LED x 4
	GND
USB	+3V x 2
	GND x 2
	USBP0+
	USBP0-
CR	CR_DET
	+3V x 2
	USBP6+
	USBP6-
	GND x 2



**Quanta Computer Inc.**

**PROJECT : ZHNB**

Size	Document Number	Rev
	DB/ALS/Thermal sensor	A
Date:	Thursday, December 04, 2014	Sheet 28 of 39



TDC : 0.75A  
PEAK : 1A  
Width : 40mil

TDC : 0.38A  
PEAK : 0.5A  
Width : 20mil

+DDR\_VTT\_RUN

Greater than or equal 40mil

20141201  
Capacitor 4.7uF Change to 10uF.

1.35 Volt +/- 5%  
TDC : 3.35A  
PEAK : 4.46A  
OCP : 6A  
Width : 140mil

Close to output cap

VREF=1.8V

20140912  
EOD parts, change PN.

OCP=6A  
L ripple current  
= $(19-1.35)*1.35/(3.3u*400k*19)$   
=0.95A  
Vtrip=[ $6-(0.95/2)$ ]\*14mohm  
=0.07735V  
Rlimit= $0.07335/10uA*8=61.88Kohm$

Mode	Frequency	Discharge mode
200K	400K	Tracking Discharge
100K	300K	Tracking Discharge

	S3	S5	+1.35VSUS	REF	VTT
S0	1	1	ON	ON	ON
S3 (main on off)	0	1	ON	ON	OFF
S4/S5	0	0	OFF	OFF	OFF




Quanta Computer Inc.


PROJECT : ZHNB

Size	Document Number	Rev
	DDR 1.35V(TPS51216)	A

Date: Thursday, December 04, 2014 Sheet 30 of 39




place at PQ37 area



**Quanta Computer Inc.**  
**PROJECT : ZHNB**

Size	Document Number	Rev
	<b>+1.05V(TPS51211)</b>	<b>A</b>

Date: Thursday, December 04, 2014 Sheet 31 of 39





**Quanta Computer Inc.**  
PROJECT : ZHNB

Size	Document Number	Rev
	+VCCIN(TPS51622)	A
Date	Thursday, December 04, 2014	Sheet 32 of 39









[7,13,26,30,31,33] PCH\_SLP\_S3\_L PCH\_SLP\_S3\_L PR166 \*Short\_4 PCH\_SLP\_S3\_L\_R

[26] PP3300\_DX\_EN PP3300\_DX\_EN PR167 \*Short\_4 PP3300\_DX\_EN\_R

[10,19,26] PP3300\_WLAN\_EN PP3300\_WLAN\_EN PR168 \*Short\_4 PP3300\_WLAN\_EN\_R






4/24 modify


[7,26] PCH\_SLP\_SUS\_L R115 \*Short\_4 PCH\_SLP\_S5\_L\_R

[7,13,26,30] PCH\_SLP\_S5\_L PCH\_SLP\_S5\_L R112 \*0.4

Vinafix.com





Model	Version	CHANGE LIST
ZHNB	1A-1	201408/21 Page16: LCD conn. I2C1, I2DA, GPION, GPIOA gpio reserve a 150pF capacitor. 201408/21 Page16: Touch panel level shift Q33 FET change to PTE13HK. 201408/22 Page19: W61 U27 change to another onboard module 7268SDW. 201408/22 Page21: NCFP 36 / 52M mark $r_{s_j}$ .
	1A-2	201408/27 Page19: Change voff onboard module 7268SDW footprint. 201408/27 Page19: Pin W, DISABLE1 / W, DISABLE2 add 100K resistance pull-down. 201408/27 Page16: Change LVDS conn. CN3 footprint. 201408/27 Page18: Change HDDM conn. CN3 footprint. 201408/27 Page21: Change NCFP 36 conn. CN5 footprint. 201408/27 Page25: Change touchpad board conn. CN10 footprint. 201408/27 Page25: Change VCCDE P79 footprint.
	1A-3	201409/1 Page14: Change LDO PC14 switch.
	1A-4	201409/2 Page15: LDO PR71 cancel $r_{s_j}$ + PR82 mark $r_{s_j}$ . 201409/2 Page19: W61 100K resistance B631B632 mark $r_{s_j}$ .
	1A-5	201409/9 Page29: Implment P873 for battery enable. 201409/9 Page19: Change voff onboard module 7268SDW footprint.
	1A-6	201409/12 Page16: C16 E100, change PN. 201409/12 Page21: C70VC300V30V/C82 E00, change PN. 201409/12 Page23: L43 L7 E00, change PN. 201409/12 Page26: C20K322C300L15 E00, change PN. 201409/12 Page29: PCX7P31 E00, change PN. 201409/12 Page36: PC100 E00, change PN. 201409/12 Page31: PR8 E00, change PN. 201409/12 Page33: PR89 E00, change PN.
	1B-1	201409/24 Page26: USB3A USB F1072 add C199EDM.
	1B-2	201409/25 Page28: Thermal MOSFET Q25/Resistance R55 mark $r_{s_j}$ un-stuff. OVERRIDE power PF3300, DX change to PF3300_EG.
	1B-3	201410/14 Page19: Change voff onboard module 7268SDW PN.
	1B-4	201410/16 Page29: Change DC-in PN. (new module)
	1B-5	201410/21 Page15: Intel register module TTP CN15 P0P51 add PP1059, PCH, SUS, P50 PP1059, PG000 change to VCCST, PW000.
	1C-1	201410/29 Page23: Cable pin27 add 100K resistance
	1C-2	201410/29 Page21: PC40 E00, change PN.
	1C-3	201411/07 Page26: Change U3 EC PN.
	1C-4	201411/12 Page23: C103 change to 8.4uF. 201411/12 Page 46: 0 ohm resistance change to short pad.
	1C-5	201411/19 Page23/26: change D27/D28 PN. 201411/19 Page25: U17 change part NO, same as BCT, add MOSFET Q33. 201411/19 Page27: Remove HDLE24 BATT_EN pin, because enable control by U17. 201411/19 Page27: L44 SW change to un-stuff, because enable by U17. 201411/19 Page29: PR73 change to un-stuff, because enable control by U17.
	1C-6	201411/20 Page26 Change EC, BRD, ID, ID2 change to High, ID3 change to Low, because EC change code.
	1C-7	201411/25 Page26 Change TPS5R61Q13 to un-stuff, because no touch panel.
	1C-8	201411/26 CH4103K1B03 EOS parts, change to CH4103K1B08
1D-1	201412/01 Page22 Change TPM power. 201412/01 Page26 Change EC, new PN. 201412/01 Page27 Shift L12, L10, L19, remove R371/R372/R345/R350/R351/R352. 201412/01 Page29 Change DC-in footprint. 201412/01 PC13/PC19/PC31/PC6/P67/PC75 4.7uF change to 10uF.	
	2A	
	3A	
DOC NO.	PROJECT MODEL :	Chrome
	PART NUMBER:	
	APPROVED BY:	
	DRAWING BY:	
	DATE:	
	REVISION:	
		 <b>Quanta Computer Inc.</b> PROJECT : ZHNB Change list Date: 20141201

Vinafix.com